ATE Test Engineer – Teradyne J750 (all gender) Semiconductor

test-related yield losses evaluate and analyze test data to support learning cycles regarding NVM settings and performance...) are experienced in test data analysis and familiar with statistical methods are a team player with good communication skills